

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (currently amended): A gateway card that is connected to an information processor and that receives and transmits data between different networks, the information processor having a normal power mode and a power saving mode, the gateway card comprising:

a switching unit that connects [[a]] the memory with either the information processor or the gateway card; and

a switch control unit that controls the switching unit to connect the gateway card memory to the information processor when the information processor is in the normal power mode enabling the information processor to read or write data via the networks, and controls the switching unit to connect the memory to the gateway card when the normal power mode of the information processor is changed to the power saving mode.

Claim 2 (original): The gateway card according to claim 1, wherein
the switch control unit controls the switching unit to connect the memory to the information processor when the information processor and the gateway card are in the middle of booting.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 3 (original): The gateway card according to claim 1, wherein the memory is partitioned into a first partition corresponding to the information processor and a second partition corresponding to the gateway card, the gateway card further comprising a valid-invalid unit that validates the first partition and invalidates the second partition when the information processor is in the normal power mode, and invalidates the first partition and validates the second partition when the normal power mode is changed to the power saving mode.

Claim 4 (original): The gateway card according to claim 1, further comprising a deciding unit that decides whether a data transfer speed of the information processor is different from that of the gateway card and whether the normal power mode is changed to the power saving mode, wherein the switch control unit controls the switching unit to connect the memory to the gateway card, and initializes the memory so as to match the data transfer speed of the information processor with that of the gateway card, when it is decided that the data transfer speed of the information processor is different from that of the gateway card and that the normal power mode is changed to the power saving mode.

Claim 5 (original): The gateway card according to claim 1, further comprising:
an access control unit that controls an access to the memory to allocate the access to the memory via the switching unit when the information processor is in the power saving mode, and

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

allocate the access to the memory via the information processor and the switching unit when the power saving mode is returned to the normal power mode.

Claim 6 (original): The gateway card according to claim 5, wherein when switching of the switching unit occurs in the middle of the access, the access control unit controls the access to be made to the memory once more after the switching is completed.

Claim 7 (original): The gateway card according to claim 5, further comprising a swap out memory into which data is swapped out when data writing error occurs in the middle of the access.

Claim 8 (original): The gateway card according to claim 5, further comprising a swap out memory, wherein

when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory, and

when switching of the switching unit occurs during the swapping, the access control unit swaps out the data into the swap out memory, and merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 9 (original): The gateway card according to claim 5, further comprising a swap out memory, wherein

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory and the swap out memory, and

when switching of the switching unit occurs during the swapping, the access control unit merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 10 (currently amended): A gateway device comprising:

a memory;

an information processor with a power control unit that shifts an operation status of the information processor from a normal power mode to a power saving mode and vice versa based on a predetermined condition; and

a gateway card that is connected to the information processor and that receives and transmits data between different networks, the gateway card including

a switching unit that connects the memory with either the information processor or the gateway card; and

a switch control unit that controls the switching unit to connect the memory gateway card to the information processor when the information processor is in the normal power mode enabling the information processor to read or write data via the neworks, and controls the switching unit to connect the memory to the gateway card when the normal power mode of the information processor is changed to the power saving mode.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 11 (original): The gateway device according to claim 10, wherein the switch control unit controls the switching unit to connect the memory to the information processor when the information processor and the gateway card are in the middle of booting.

Claim 12 (original): The gateway device according to claim 10, wherein the memory has a first partition corresponding to the information processor and a second partition corresponding to the gateway card, the gateway card further comprising a valid-invalid unit that validates the first partition and invalidates the second partition when the information processor is in the normal power mode, and invalidates the first partition and validates the second partition when the normal power mode is changed to the power saving mode.

Claim 13 (original): The gateway device according to claim 10, wherein the gateway card further comprising a deciding unit that decides whether a data transfer speed of the information processor is different from that of the gateway card and whether the normal power mode is changed to the power saving mode, wherein the switch control unit controls the switching unit to connect the memory to the gateway card, and initializes the memory so that the data transfer speed of the information processor is same as that of the gateway card, when it is decided that the data transfer speed of the information processor is

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

different from that of the gateway card and that the normal power mode is changed to the power saving mode.

Claim 14 (original): The gateway device according to claim 10, wherein the gateway card further comprising an access control unit that controls an access to the memory to allocate the access to the memory via the switching unit when the information processor is in the power saving mode, and allocate the access to the memory via the information processor and the switching unit when the power saving mode is returned to the normal power mode.

Claim 15 (original): The gateway device according to claim 14, wherein the access control unit controls the access to be made to the memory once more after the switching is completed when switching of the switching unit occurs in the middle of the access.

Claim 16 (original): The gateway device according to claim 14, wherein the gateway card further comprising a swap out memory into which the access unit swaps out data when data writing error occurs in the middle of the access.

Claim 17 (original): The gateway device according to claim 14, wherein the gateway card further comprising a swap out memory, and

when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory, and

when switching of the switching unit occurs during the swapping, the access control unit swaps out the data into the swap out memory, and merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 18 (original): The gateway device according to claim 14, wherein the gateway card further comprising a swap out memory, and

when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory and the swap out memory, and

when switching of the switching unit occurs during the swapping, the access control unit merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 19 (currently amended): A method of controlling a gateway card, which is connected to an information processor and a memory and which receives and transmits data between different networks, the information processor having a normal power mode and a power saving mode, the method comprising:

connecting the information processor to a memory the gateway card when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway card to the memory when the normal power mode of the information processor is changed to the power saving mode.

Claim 20 (original): The method according to claim 19, further comprising connecting the information processor to the memory when the information processor and the gateway card are in the middle of booting.

Claim 21 (original): The method according to claim 19, wherein the memory having a first partition corresponding to the information processor and a second partition corresponding to the gateway card, the method further comprising:

validating the first partition and invalidating the second partition when the information processor is in the normal power mode; and

invalidating the first partition and validating the second partition when the normal power mode is changed to the power saving mode.

Claim 22 (original): The method according to claim 19, further comprising:
deciding whether a data transfer speed of the information processor is different from that of the gateway card and whether the normal power mode is changed to the power saving mode; and
connecting the gateway card to the memory, and initializing the memory so as to match the data transfer speed of the information processor with that of the gateway card, when it is decided that

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

the data transfer speed of the information processor is different from that of the gateway card and that the normal power mode is changed to the power saving mode.

Claim 23 (original): The method according to claim 19, further comprising controlling access to the memory to allocate the access to the memory when the information processor is in the power saving mode and allocate the access to the memory via the information processor when the normal power mode is changed to the power saving mode.

Claim 24 (original): The method according to claim 23, wherein the controlling performed once more after the switching is completed when the connecting occurs in the middle of the access.

Claim 25 (original): The method according to claim 23, further comprising swapping out of data into a swap out memory when data writing error occurs in the middle of the access.

Claim 26 (original): The method according to claim 23, further comprising:
swapping out of data into the memory when data writing error occurs in the middle of the access; and
swapping out of the data into a swap out memory when the connecting occurs during the swapping out of data into the memory, and merging the data swapped out to the memory with the data swapped out to the swap out memory.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 27 (original): The method according to claim 23, further comprising:
swapping out of data into the memory and a swap out memory when data writing error occurs
in the middle of the access; and
merging the data swapped out to the memory with the data swapped out to the swap out
memory when the connecting occurs during the swapping.

Claim 28 (currently amended): A method of controlling a gateway device having a
memory; an information processor with a normal power mode and a power saving mode, wherein
the normal power mode is changed to the power saving mode and vice versa based on a
predetermined condition; and a gateway card that is connected to the information processor and that
receives and transmits data between different networks, the method comprising:

connecting the information processor to the memory gateway card when the information
processor is in the normal power mode enabling the information processor to read or write data via
the networks; and

connecting the gateway card to the memory when the normal power mode of the information
processor is changed to the power saving mode.

Claim 29 (original): The method according to claim 28, further comprising connecting the
information processor to the memory when the information processor and the gateway card are in
the middle of booting.

Claim 30 (original): The method according to claim 28, wherein the memory has a first partition corresponding to the information processor and a second partition corresponding to the gateway card, the method further comprising

validating the first partition and invalidating the second partition when the information processor is in the normal power mode; and

invalidating the first partition and validating the second partition when the normal power mode is changed to the power saving mode.

Claim 31 (original): The method according to claim 28, further comprising deciding whether a data transfer speed of the information processor is different from that of the gateway card and whether the normal power mode is changed to the power saving mode; and connecting the gateway card to the memory, and initializing the memory so as to match the data transfer speed of the information processor with that of the gateway card when it is decided that the data transfer speed of the information processor is different from that of the gateway card and that the normal power mode is changed to the power saving mode.

Claim 32 (currently amended): A computer program that realizes on a computer a method for controlling a gateway card, which is connected to an information processor and a memory and which receives and transmits data between different networks, the information processor having a normal power mode and a power saving mode, the computer program making the computer execute:

connecting the information processor to ~~a memory~~ the gateway card when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway card to the memory when the normal power mode of the information processor is changed to the power saving mode.

Claim 33 (currently amended): A computer program that realizes on a computer a method of controlling a gateway device having a memory; an information processor with a normal power mode and a power saving mode, wherein the normal power mode is changed to the power saving mode and vice versa based on a predetermined condition; and a gateway card that is connected to the information processor and that receives and transmits data between different networks, the computer program making the computer execute:

connecting the information processor to the ~~memory~~ gateway card when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway card to the memory when the normal power mode of the information processor is changed to the power saving mode.

Claim 34 (currently amended): A gateway device comprising:

a memory;

an information processor with a power control unit that shifts an operation status of the information processor from a normal power mode to a power saving mode and vice versa based on a predetermined condition; and

a gateway unit that is connected to the information processor and that receives and transmits data between different networks, the gateway unit including:

 a switching unit that connects the memory with either the information processor or the gateway unit; and

 a switch control unit that controls the switching unit to connect the memory gateway card to the information processor when the information processor is in the normal power mode enabling the information processor to read or write data via the networks, and controls the switching unit to connect the memory to the gateway unit when the normal power mode of the information processor is changed to the power saving mode.

Claim 35 (previously presented): The gateway device according to claim 34,
wherein the switch control unit controls the switching unit to connect the memory to the information processor when the information processor and the gateway unit are in the middle of booting.

Claim 36 (previously presented): The gateway device according to claim 34,

wherein the memory has a first partition corresponding to the information processor and a second partition corresponding to the gateway unit, the gateway unit further comprising a valid-invalid unit that

validates the first partition and invalidates the second partition when the information processor is in the normal power mode, and

invalidates the first partition and validates the second partition when the normal power mode is changed to the power saving mode.

Claim 37 (previously presented): The gateway device according to claim 34, the gateway unit further comprising a deciding unit that decides whether a data transfer speed of the information processor is different from that of the gateway unit and whether the normal power mode is changed to the power saving mode,

wherein the switch control unit controls the switching unit to connect the memory to the gateway unit, and initializes the memory so that the data transfer speed of the information processor is same as that of the gateway unit, when it is decided that the data transfer speed of the information processor is different from that of the gateway unit and that the normal power mode is changed to the power saving mode.

Claim 38 (previously presented): The gateway device according to claim 34, the gateway unit further comprising an access control unit that controls an access to the memory to allocate the

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

access to the memory via the switching unit when the information processor is in the power saving mode, and to allocate the access to the memory via the information processor and the switching unit when the power saving mode is returned to the normal power mode.

Claim 39 (previously presented): The gateway device according to claim 38, wherein the access control unit controls the access to be made to the memory once more after the switching is completed when switching of the switching unit occurs in the middle of the access.

Claim 40 (previously presented): The gateway device according to claim 38, the gateway unit further comprising a swap out memory into which the access unit swaps out data when data writing error occurs in the middle of the access.

Claim 41 (previously presented): The gateway device according to claim 38, the gateway unit further comprising a swap out memory, and when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory, and when switching of the switching unit occurs during the swapping, the access control unit swaps out the data into the swap out memory, and merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 42 (previously presented): The gateway device according to claim 38, the gateway unit further comprising a swap out memory, and

when data writing error occurs in the middle of the access, the access control unit swaps out data into the memory and the swap out memory, and

when switching of the switching unit occurs during the swapping, the access control unit merges the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 43 (currently amended): A method of controlling a gateway unit, which is connected to an information processor and a memory and which receives and transmits data between different networks, the information processor having a normal power mode and a power saving mode, the method comprising:

connecting the information processor to ~~a memory~~ the gateway unit when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway unit to the memory when the normal power mode of the information processor is changed to the power saving mode.

Claim 44 (previously presented): The method according to claim 43, further comprising connecting the information processor to the memory when the information processor and the gateway unit are in the middle of booting.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 45 (previously presented): The method according to claim 43, wherein the memory has a first partition corresponding to the information processor and a second partition corresponding to the gateway unit, the method further comprising:

validating the first partition and invalidating the second partition when the information processor is in the normal power mode; and

invalidating the first partition and validating the second partition when the normal power mode is changed to the power saving mode.

Claim 46 (previously presented): The method according to claim 43, further comprising:
deciding whether a data transfer speed of the information processor is different from that of the gateway unit and whether the normal power mode is changed to the power saving mode; and
connecting the gateway unit to the memory, and initializing the memory so as to match the data transfer speed of the information processor with that of the gateway unit, when it is decided that the data transfer speed of the information processor is different from that of the gateway unit and that the normal power mode is changed to the power saving mode.

Claim 47 (previously presented): The method according to claim 43, further comprising controlling access to the memory to allocate the access to the memory when the information processor is in the power saving mode and to allocate the access to the memory via the information processor when the power savings mode is changed to the normal power mode.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 48 (previously presented): The method according to claim 47, wherein the controlling performed once more after the switching is completed when the connecting occurs in the middle of the access.

Claim 49 (previously presented): The method according to claim 47, further comprising swapping out of data into a swap out memory when data writing error occurs in the middle of the access.

Claim 50 (previously presented): The method according to claim 47, further comprising: swapping out of data into the memory when data writing error occurs in the middle of the access; and

swapping out of the data into a swap out memory when the connecting occurs during the swapping out of data into the memory, and merging the data swapped out to the memory with the data swapped out to the swap out memory.

Claim 51 (previously presented): The method according to claim 47, further comprising: swapping out of data into the memory and a swap out memory when data writing error occurs in the middle of the access; and

merging the data swapped out to the memory with the data swapped out to the swap out memory when the connecting occurs during the swapping.

Claim 52 (currently amended): A method of controlling a gateway device having a memory; an information processor with a normal power mode and a power saving mode, wherein the normal power mode is changed to the power saving mode and vice versa based on a predetermined condition; and a gateway unit that is connected to the information processor and that receives and transmits data between different networks, the method comprising:

connecting the information processor to the memory gateway unit when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway unit to the memory when the normal power mode of the information processor is changed to the power saving mode.

Claim 53 (previously presented): The method according to claim 52, further comprising connecting the information processor to the memory when the information processor and the gateway unit are in the middle of booting.

Claim 54 (previously presented): The method according to claim 52, wherein the memory has a first partition corresponding to the information processor and a second partition corresponding to the gateway unit, the method further comprising:

validating the first partition and invalidating the second partition when the information processor is in the normal power mode; and

invalidating the first partition and validating the second partition when the normal power mode is changed to the power saving mode.

Claim 55 (previously presented): The method according to claim 52, further comprising:
deciding whether a data transfer speed of the information processor is different from that of the gateway unit and whether the normal power mode is changed to the power saving mode; and connecting the gateway unit to the memory, and initializing the memory so as to match the data transfer speed of the information processor with that of the gateway unit when it is decided that the data transfer speed of the information processor is different from that of the gateway unit and that the normal power mode is changed to the power saving mode.

Claim 56 (currently amended): A computer program that realizes on a computer a method for controlling a gateway unit, which is connected to an information processor and which receives and transmits data between different networks, the information processor having a normal power mode and a power saving mode, the computer program making the computer execute:
connecting the information processor to a memory the gateway unit when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and
connecting the gateway unit to the memory when the normal power mode of the information processor is changed to the power saving mode.

U.S. Patent Application Serial No. 10/660,791
Reply to OA dated February 14, 2006

Claim 57 (currently amended): A computer program that realizes on a computer a method of controlling a gateway device having a memory; an information processor with a normal power mode and a power saving mode, wherein the normal power mode is changed to the power saving mode and vice versa based on a predetermined condition; and a gateway unit that is connected to the information processor and that receives and transmits data between different networks, the computer program making the computer execute:

connecting the information processor to the memory gateway unit when the information processor is in the normal power mode enabling the information processor to read or write data via the networks; and

connecting the gateway unit to the memory when the normal power mode of the information processor is changed to the power saving mode.